M. Mejail, B.K. Nestares, L. Gravano, E. Tacconi, G.R. Meira, A. Desages. 2025. “Design and Performance Evaluation of a Hardware-Accelerated VLSI Architecture for Deep Neural Network Inference”. Electronics, Communications, and Computing Summit 3 (4):19-27. https://www.eccsubmit.com/index.php/congress/article/view/227.