M. Mejail, B.K. Nestares, L. Gravano, E. Tacconi, G.R. Meira, A. Desages. Design and Performance Evaluation of a Hardware-Accelerated VLSI Architecture for Deep Neural Network Inference. Electronics Communications, and Computing Summit 2025, 3, 19-27.